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Abstract 
A physics-based compact model for silicon gate-all-around (GAA) nanowire 
tunneling FETs (NW-tFETs) with good accuracy has been developed by considering 
Phonon-Assisted Tunneling (PAT) and transition from Quantum Capacitance Limit 
(QCL) to Classical Limit (CL) during the device-size scaling. The impact of PAT results 
in the broadening of a single electron-energy level to an energy band with density-of-
states (DOS) distribution of Lorentzian shape. As a consequence, the tunneling 
probability at the edge of tunneling window no longer changes abruptly from zero to 
having a finite value. By adjusting the parameters in the Lorentzian function, an 
accurate fitting to the measured transfer characteristics in the subthreshold region is 
made possible. Besides, with an analytical formula to calculate the channel potential, 
the model is able to cover naturally the transition from QCL to CL regime when the 
device size is scaled. Furthermore, on-voltage is defined to facilitate the modeling and 
fitting processes. Comparisons with the experimental data demonstrate the model 
accuracy across all device operation regions and the flexibility in model parameter 
extraction is also shown. 
Key words: Nanowire tunneling FET (NW-tFET); Compact model; on-voltage; 
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I. Introduction 
The GAA NW-MOSFETs have been widely investigated to reduce the short-channel 
effects [1], yet the minimum subthreshold swing (SS) is still limited to 60mV/dec due to the 
thermionic-emission nature of pn junctions. To continue the scaling trend, tunneling-FETs 
(tFETs) have been proposed to overcome this SS limit [2]. Compact models for double-gate 
(DG) and NW-tFETs have been published in [3] and [4], but the comparisons to experiments 
lack. While our previous model [5] achieved qualitative match with experimental data [6], the 
quantitative fitting to the non-ideal effects is not satisfactory. In this article, we propose a new 
and more accurate model by including the phonon-assisted tunneling (PAT) mechanism and the 
model covers the transition from the classic limit (CL) to the quantum capacitance limit (QCL) 
as the device size is scaled down. The accuracy of the modeling results is vastly improved in 
comparison with the measured data on all operation regions of NW-tFETs. Moreover, a simple 
extraction scheme for model parameters is also developed to make this model flexible enough 
for practical use. In Section II, we review the basic compact model without PAT and quantum 
capacitance as developed in [5], in which definition of on-voltage is first introduced. In Sections 
III and IV, we describe how PAT and quantum capacitance can be included in the compact 
model to improve the model accuracy. In Section V, we compare the modeling results with 
experimental data in [6-7] to verify this compact model. Besides, how fitting parameters affect 
the performance of NW-tFETs beyond the available experimental data is discussed, and the 
conclusion is made in Section VI. 
 
II. Compact Model Description 
In Figs. 1(a-b), schematics of n/p-type of NW-tFETs are shown. The source and drain 
regions are doped degenerately, not only to keep device contact resistances small, but also to 
make the tunneling through the source/channel junction efficient. In this paper, only n-type of 
NW-tFETs (and thus the doping in the source region is p+) are discussed for model development. 
The band diagrams along the channel in OFF and ON states are shown in Figs. 2(a-b). The 
differentiation of two states lies on the relative position of the top of valence band in the source  
  
region (Esv) with respect to the bottom of the conduction band in the channel (Ecc): Esv-Ecc>0 
for ON state and Esv-Ecc<0 for OFF state. To further distinguish the OFF and ON states, we 
define an on-voltage (VON) for gate voltage Vgs [5], when Esv= Ecc. The parameter VON signifies 
the sudden rise of the drain current in a semi-logarithmic transfer plot of Ids vs. Vgs (refer to Fig. 
5). This value depends on Eg (the bandgap in the channel region), (difference of work 
functions between the gate electrode and channel), Eini_ch (doping level in the channel), Edop 
(difference between the Fermi level and Esv in the source region, see Fig. 2a); qVON = Eg/2-
Edop-Eini_ch+. All these parameters are chosen such that when the Vgs is zero, Ecc is above Esv, 
and thus the device is on OFF state (no tunneling current). Nonetheless, there is still some 
leakage current measured, which we take as the model parameter Ioff. Besides above factors, 
VON can be affected by drain-source bias (Vds), which is similar with the DIBL effect and can 
be observed in the measured transfer curves. We then have Ecc(Vgs) = q(VON-kDIBLVds)-qs(Vgs), 
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Fig.2 Band diagram along the channel for n-type NW-tFETs. (a) OFF state (b) ON state 
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with kDIBL a model parameter and s the channel potential. Here, s is treated as a variable 
depending only on the gate voltage. In three-dimensional (3D) case, however, s is the channel 
surface potential and varies along the channel. The exact relation between Vgs and s is 
considered in Section IV. As Vgs is increased, Ecc is pressed down, and when Ecc becomes lying 
below Esv, a tunneling window (defined in Fig. 1b) is opened and there will be a tunneling 
current for non-zero Vds. 
The drain current is determined by Landauer’s formula [8] for ballistic transport without 
PAT, 
                  𝐼 =
2𝑞
ℎ
∫ 𝑇𝑆𝑇𝐵𝑇𝐵𝑇[𝑓𝐷(𝐸) − 𝑓𝑆(𝐸)]𝑑𝐸
𝐸𝑠𝑣
𝐸𝑐𝑐
,                   (1) 
where h is the Planck constant, product TSTBTBT denotes the total transmission probability 
(independent upon the tunneling energy) with TS the diffusive coefficient to account for the 
ballisticity and TS=Tscat/(Lscat+L), where Lscat is the mean free path for carriers in silicon 
nanowire (assuming to be about 110nm in our case [9]). TBTBT is calculated using WKB 
approximation and the tunneling barrier is assumed to be triagonal [10], 
                         𝑇𝐵𝑇𝐵𝑇 = 𝑒
−4𝜆√2𝑚𝑟𝐸𝑔
3/3ℏ(𝐸𝑔+𝑞ΔΦ)
,                    (2) 
where mr is the relative effective mass for carriers in the barrier, and λ is a critical parameter, 
which appears as the length scaling factor. In GAA device structure, λ =
√[2𝜀𝑆𝑖𝑑𝑆𝑖
2 ln(1 + 2𝑡𝑜𝑥 / 𝑑𝑆𝑖) + 𝜀𝑜𝑥𝑑𝑆𝑖
2 ]/16𝜀𝑜𝑥, in which tox is the thickness of the gate oxide, dsi is 
the diameter of nanowire, Si and ox are the dielectric constants of silicon and oxide, 
respectively [11]. fD/S(E) represent the Fermi-Dirac functions with reference to Fermi-levels at 
drain and source regions, respectively. 
 
III. Model for Phonon-Assisted Tunneling 
In the previous section, a quantity of VON has been defined, and its significance is that this 
voltage indicates at which gate voltage the tunneling window starts to open. However, 
calculation using the conventional Zener tunneling formula [10] predicts too steep a rise in  
  
subthreshold region compared to measurement (see Fig. 6, boxed area). We tracked this 
discrepancy to the failure in incorporating the phonon-assisted tunneling (PAT) in the original 
theory. To make the remedy in a concise way, we have developed an analytical approach to 
incorporating the PAT effect: 
       𝐼𝑑𝑠 =
2𝑞
ℎ
𝑇𝑆𝑇𝐵𝑇𝐵𝑇 ∫ [𝑓𝑆(𝐸) − 𝑓𝐷(𝐸)]𝑑𝐸
𝐸𝑠𝑣
−∞ ∫
1
𝜋
+∞
𝐸𝑐𝑐
Γ/2
(𝐸−𝐸0)2+(Γ/2)2
,           (3) 
i.e., in the integrand for the integral in E, we have added a multiplication factor (the second 
integral), which itself is an integral with E as the parameter. In the above formula, is the 
effective broadening width of the Lorentzian function, which is related with carrier scattering 
 
Fig.3 Schematic of phonon-assisted tunneling (PAT). During PAT process, total energy and 
momentum conservation of phonon and electron are observed. 
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Fig.4 Comparison of model with and without PAT. (a) Without PAT, there is no tunneling 
outside of the tunneling window. (b) The process of PAT is modeled as the broadening of 
electron energy from a single level to a distributed form with Lorentzian shape. Even when 
there is no tunneling window, with PAT, tunneling can still occur. 
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rate [12], and thus dependent upon the diameter of nanowire [9]. Thanks to the nature of 
Lorentzian function, this multiplication factor could be analytically computed as 1/2-
1/*arctan[2(Ecc-E)/]. The magnitude of  denotes the PAT effect on the device performance. 
The reason why PAT helps slow the current rise in the subthreshold region can be explained as 
follows: without PAT, the tunneling window opens abruptly for if there is no corresponding 
energy state on the receiving side to which the carrier is to tunnel, the tunneling probability is 
strictly zero (Fig. 4a). With PAT, however, the energy for carriers on the launch side is no longer 
limited to a single value, rather the carrier energy is smeared out to become a band of finite 
width (Fig. 3). We propose to use Lorentzian distribution for the shape of this energy band (Fig. 
4b), since it physically describes collision broadening quite well [12]. The only model 
parameter is the broadening factor  in the Lorentzian function (Fig. 4b), which is used as a 
fitting parameter. If equals zero, the multiplication factor is a step function; when E>Ecc, it is 
unity, and zero otherwise. This is the picture without PAT. If is nonzero, the multiplication 
factor will smoothly increase when E increase towards Ecc. 
 
IV. Model Scalability: from Classic Limit to Quantum Capacitance Limit 
The gate-voltage controlled channel potential, s, is a critical factor in our compact model. 
In general, the total charge in the channel Qtot is given by Qtot = s(Cs+Cox+Cd) = 
CsVs+CdVd+CoxVg+Qch, in which Cs, Cd, Cox and Qch are source capacitance, drain capacitance, 
oxide capacitance and mobile charge, respectively [13]. Note that for GAA gate capactiance, 
Cox = ox/[dSi/2*ln(1+2tox/dSi)]. Quantum capacitance Cq in our model is given by 𝐶𝑞 =
−𝜕𝑄𝑐ℎ 𝜕𝜙𝑠⁄ , which is proportional to the density of states (DOS) [14]. To preserve the model 
accuracy while the device is scaled down from the classical regime to quantum confinement 
regime, we developed an analytical formula for the rate of change in s with respect to Vgs, i.e., 
ds/dVgs, and use a single fitting parameter  to express its dependence on Vds and s: 
                 
𝑑𝜙𝑠
𝑑𝑉𝑔𝑠
≈
1
1+𝐶𝑞 𝐶𝑜𝑥⁄
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(
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)
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(
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2
)
2𝛼
𝜙𝑠
𝛼/𝐶𝑜𝑥
,                (4) 
Where stands for the quantum capacitance index. Note that assumption Cs,d<<Cox have been 
used, which is normally the case in electrostatically well-behaved devices [13]. In 1D case, 
 and in 3D case, (the rational: the DOS of 1D system is proportional to E-1/2, 
and the DOS of 3D system is proportional to E1/2). In two extreme cases, =-0.5, ds/dVgs→1 
for ideal QCL, and =0.5, ds/dVgs→0 for a complete 3D structure. By solving this nonlinear 
differential equation (4) (the boundary condition is trivial: when Vgs=VON, s= VON), now we 
can obtain the channel potential s. 
 
 
V. Model Verification and Discussion 
In [6-7], vertical p/n NW-tFETs are fabricated and the measured transfer I-V characteristics 
are available. The results from our model evaluation (including parameter extraction for VON 
and Ioff) are compared to these data. Good agreement has been achieved for most cases, as 
shown in Fig. 5. In table I, the fitting parameters are given. To further explain how parameters 
, kDIBL and  affect the accuracy, we consider their impact on the model evaluation separately. 
Shown in Fig. 6 is the comparison of calculated results from the model with and without  
 
Fig. 5.  Comparison between compact model and experimental data [2-3]. (a) p-type and (b) 
n-type NW-tFETs. It can be seen that experimental p-type and n-type NW-tFETs operate as in 
QCL and CL regimes, respectively, which is consistent with the fact that the diameter of 
nanowire in p-type device is 18nm, much smaller than the size of nanowire in n-type, 40nm. 
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Table I. Parameters for matched n/p NW-tFETs in Fig. 5 
Parameters p-tFET n-tFET 
Ioff (A) 2.5*10-14 2*10-14 
mr (me0) 0.053 0.01 
VON(V) -0.42 0.45 
meV 20 0.6 
kDIBL (mV/V) 0 80 
 -0.07 0.033 
 
Fig.6 Fitting results with and without of PAT, which shows PAT helps improve accuracy of 
model. For PAT, meV. 
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Fig.7 Dependence of device transfer characteristics on kDIBL. kDIBL is a parameter in 
describing DIBL effect where larger kDIBL gives stronger DIBL effect. 
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 considering PAT. Without PAT, the drain current rises steeply when the gate voltage is just 
passed the on-voltage, since there is an abrupt change of tunneling possibility from zero to a 
finite value. After considering the PAT, the current increases relatively slowly, which is more 
close to what the experiment reveals. The theoretical analysis by NEGF simulation [15] also 
confirms this gentle rise. Fig. 7 demonstrates the influence of parameter kDIBL on the transfer 
characteristics for different drain voltage. The on-voltage decreases as the drain voltage 
increases, especially with larger kDIBL. Fig. 8 describes the transition from QCL to CL during 
the device-size scaling. When the nanowire is scaled to a small size (in diameter), the impact 
of the gate voltage on the channel potential becomes large. Even when Fermi level enters into 
the valence band, the gate voltage can still effectively tune the tunneling window in a finite 
range, and thus better performance is achieved: the lower the on-voltage, the steeper the SS, 
and the higher the on-current (see Fig. 8). The demarcation between QCL (kDIBL=0, ) 
and CL (kDIBL≠0, ) is largely empirical for the model at the present modeling state. 
 
Fig.8 Dependence of device transfer characteristics on . denotes the transition from QCL 
to CL. Largermeans the device operates more in CL regime. QCL is outperformed than 
CL when  approaches to -0.5. 
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Nonetheless, the introduction of parameters kDIBL and is enough to cover the transition 
between QCL and CL.  
 
VI. Conclusion 
In this article, a complete compact model of NW-tFETs with good accuracy in fitting 
experimental data is proposed, and the model incorporates the impact of PAT and scaling on the 
device performance. In addition, the definition of on-voltage helps understand the concept of 
another type of “threshold voltage” in NW-tFETs and facilitates the fitting to the experiment. 
This model can serve the base for a full-blown and practical compact model for GAA-NW 
tFETs. 
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